Introduction: Parasitic resistance and capacitance is present in all digital ICs [3] .
An ideal non-defective device can be characterized as having a well-defined set of parasitic components and therefore a predictable transient response. Alternatively, device defects add or remove parasitic elements from the AC network in the region of the defect. Other simulation experiments were conducted in order to examine the SWs for defects that result in Stuck-At, Stuck-Open and Transistor Stuck-On faults such that the fault behaviors were manifested on off-sensitized paths. Thus, the logic behavior of the defective device was preserved under the test vector sequence.
Experiments were also conducted with defects placed in logic gates that use redundancy to increase their current drive capability. In all cases, the effect of the defect was observable in the SWs of one or more test points.
Another set of simulation experiments was conducted where process variation was modeled globally by changing transistor gate oxide thickness and threshold voltage. In these cases, the shape of the transient SWs was preserved and only variations in magnitude were recorded. Moreover, the changes observed were consistent across all SWs. A third set of experiments were conducted in which both defects and process variation were introduced. In each case, the SWs of the defect and the process variation were superimposed and the regional variations introduced by the defects were still observable. 
Conclusions

